Abstract The sum-product algorithm probability propagation can b e mapped directly into analog tran sistor circuits. These circuits enable the construction of analog-VLSI decoders for turbo codes, low-density parity-check codes, and similar codes.
Iterative decoding of turbo codes, low-density parity check codes, and similar codes is computationally demanding. It was speculated in 1, Section 4 that analog VLSI might b e attractive in this respect. The rst work in this direction was carried out by Hagenauer and Winklhofer 3 , who reported some encouraging simulation results. A main attraction of such analog decoders is that the iterations disappear: the de coder is just an asynchronous electrical network that stabilizes in a state that corresponds to the decoded codeword. While Hagenauer's decoders are networks of ideal analog function blocks, the present paper adresses the realization of such function blocks as transistor circuits.
The sum-product algorithm 1 2 which subsumes itera tive decoding can b e decomposed into elementary computa tions of the following type: a probability mass function pZ de ned on Z 4 = fz1; : : : ; z k g is computed from two probabil ity mass functions pX and pY de ned on X 4 = fx1; : : : ; xmg and Y 4 = fy1; : : : ; yng, respectively according to As an example, a complete circuit module for X=Y=Z=f0; 1g and f x; y ; z=1 i x+y+z 0 mod 2 is given in Fig. 2 . The transistor pairs at the four corners are current mirrors that make such modules freely cascadable. This particular circuit happens to b ea version of the well-known Gilbert-multiplier. Preliminary simulation results with realistic transistors in dicate that analog decoders built with such circuits work very well and may outperform digital implementations by a distinct margin in terms of speed and or p o wer consumption. 
